(kicad_pcb (version 4) (host pcbnew 4.0.6-e0-6349~53~ubuntu16.04.1)
  (general
    (links 8)
    (no_connects 0)
    (area 135.814999 92.634999 161.365001 102.945001)
    (thickness 1.6)
    (drawings 9)
    (tracks 28)
    (zones 0)
    (modules 4)
    (nets 5)
  )
  (page A4)
  (layers
    (0 F.Cu signal)
    (31 B.Cu signal)
    (32 B.Adhes user)
    (33 F.Adhes user)
    (34 B.Paste user)
    (35 F.Paste user)
    (36 B.SilkS user)
    (37 F.SilkS user)
    (38 B.Mask user)
    (39 F.Mask user)
    (40 Dwgs.User user)
    (41 Cmts.User user)
    (42 Eco1.User user)
    (43 Eco2.User user)
    (44 Edge.Cuts user)
    (45 Margin user)
    (46 B.CrtYd user)
    (47 F.CrtYd user)
    (48 B.Fab user)
    (49 F.Fab user hide)
  )
  (setup
    (last_trace_width 0.508)
    (trace_clearance 0.254)
    (zone_clearance 0.508)
    (zone_45_only no)
    (trace_min 0.1524)
    (segment_width 0.2)
    (edge_width 0.15)
    (via_size 0.508)
    (via_drill 0.254)
    (via_min_size 0.508)
    (via_min_drill 0.254)
    (uvia_size 0.3)
    (uvia_drill 0.1)
    (uvias_allowed no)
    (uvia_min_size 0)
    (uvia_min_drill 0)
    (pcb_text_width 0.3)
    (pcb_text_size 1.5 1.5)
    (mod_edge_width 0.15)
    (mod_text_size 1 1)
    (mod_text_width 0.15)
    (pad_size 1.524 1.524)
    (pad_drill 0.762)
    (pad_to_mask_clearance 0.2)
    (aux_axis_origin 0 0)
    (visible_elements FFFFFF7F)
    (pcbplotparams
      (layerselection 0x00030_80000001)
      (usegerberextensions false)
      (excludeedgelayer true)
      (linewidth 0.100000)
      (plotframeref false)
      (viasonmask false)
      (mode 1)
      (useauxorigin false)
      (hpglpennumber 1)
      (hpglpenspeed 20)
      (hpglpendiameter 15)
      (hpglpenoverlay 2)
      (psnegative false)
      (psa4output false)
      (plotreference true)
      (plotvalue true)
      (plotinvisibletext false)
      (padsonsilk false)
      (subtractmaskfromsilk false)
      (outputformat 1)
      (mirror false)
      (drillshape 1)
      (scaleselection 1)
      (outputdirectory ""))
  )
  (net 0 "")
  (net 1 "Net-(D1-Pad1)")
  (net 2 "Net-(D1-Pad2)")
  (net 3 GND)
  (net 4 "Net-(J1-Pad4)")
  (net_class Default "This is the default net class."
    (clearance 0.254)
    (trace_width 0.508)
    (via_dia 0.508)
    (via_drill 0.254)
    (uvia_dia 0.3)
    (uvia_drill 0.1)
    (add_net GND)
    (add_net "Net-(D1-Pad1)")
    (add_net "Net-(D1-Pad2)")
    (add_net "Net-(J1-Pad4)")
  )
  (module edge-pcb:edge-pcb (layer F.Cu) (tedit 595AEA34)
    (at 135.89 97.79 270)
    (fp_text reference J1 (at 0 1.27 270) (layer F.SilkS) hide)
    (fp_text value edge-pcb (at 0 2.54 270) (layer F.Fab) hide)
    (pad 1 smd rect (at -3.81 -3.75 270) (size 1.65 7.5) (layers F.Cu F.Paste F.Mask)
      (net 3 GND))
    (pad 2 smd rect (at -3.81 -3.75 270) (size 1.65 7.5) (layers B.Cu B.Paste B.Mask)
      (net 3 GND))
    (pad 3 smd rect (at -1.27 -3.75 270) (size 1.65 7.5) (layers F.Cu F.Paste F.Mask)
      (net 2 "Net-(D1-Pad2)"))
    (pad 4 smd rect (at -1.27 -3.75 270) (size 1.65 7.5) (layers B.Cu B.Paste B.Mask)
      (net 4 "Net-(J1-Pad4)"))
    (pad 5 smd rect (at 1.27 -3.75 270) (size 1.65 7.5) (layers F.Cu F.Paste F.Mask))
    (pad 6 smd rect (at 1.27 -3.75 270) (size 1.65 7.5) (layers B.Cu B.Paste B.Mask))
    (pad 7 smd rect (at 3.81 -3.75 270) (size 1.65 7.5) (layers F.Cu F.Paste F.Mask)
      (net 1 "Net-(D1-Pad1)"))
    (pad 8 smd rect (at 3.81 -3.75 270) (size 1.65 7.5) (layers B.Cu B.Paste B.Mask)
      (net 1 "Net-(D1-Pad1)"))
  )
  (module Diodes_SMD:D_SOD-323 (layer F.Cu) (tedit 58641739)
    (at 147.32 97.79 90)
    (descr SOD-323)
    (tags SOD-323)
    (attr smd)
    (fp_text reference D2 (at -3.81 0 90) (layer F.SilkS))
    (fp_text value RSB36V (at 0.1 1.9 90) (layer F.Fab))
    (fp_text user %R (at 0 -1.85 90) (layer F.Fab))
    (pad 1 smd rect (at -1.05 0 90) (size 0.6 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 "Net-(D1-Pad1)"))
    (pad 2 smd rect (at 1.05 0 90) (size 0.6 0.45) (layers F.Cu F.Paste F.Mask)
      (net 3 GND))
    (model ${KISYS3DMOD}/Diodes_SMD.3dshapes/D_SOD-323.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )
  (module Diodes_SMD:D_SOD-123 (layer F.Cu) (tedit 58645DC7)
    (at 144.78 97.79 90)
    (descr SOD-123)
    (tags SOD-123)
    (attr smd)
    (fp_text reference D1 (at -3.81 0 90) (layer F.SilkS))
    (fp_text value 1N4148W-7-F (at 0 2.1 90) (layer F.Fab))
    (fp_text user %R (at 0 -2 90) (layer F.Fab))
    (pad 1 smd rect (at -1.65 0 90) (size 0.9 1.2) (layers F.Cu F.Paste F.Mask)
      (net 1 "Net-(D1-Pad1)"))
    (pad 2 smd rect (at 1.65 0 90) (size 0.9 1.2) (layers F.Cu F.Paste F.Mask)
      (net 2 "Net-(D1-Pad2)"))
    (model ${KISYS3DMOD}/Diodes_SMD.3dshapes/D_SOD-123.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )
  (module Resistors_SMD:R_0805 (layer F.Cu) (tedit 58E0A804)
    (at 149.86 97.79 90)
    (descr "Resistor SMD 0805, reflow soldering, Vishay (see dcrcw.pdf)")
    (tags "resistor 0805")
    (attr smd)
    (fp_text reference R1 (at -3.81 0 90) (layer F.SilkS))
    (fp_text value R (at 0 1.75 90) (layer F.Fab))
    (fp_text user %R (at 0 0 90) (layer F.Fab))
    (pad 1 smd rect (at -0.95 0 90) (size 0.7 1.3) (layers F.Cu F.Paste F.Mask)
      (net 2 "Net-(D1-Pad2)"))
    (pad 2 smd rect (at 0.95 0 90) (size 0.7 1.3) (layers F.Cu F.Paste F.Mask)
      (net 4 "Net-(J1-Pad4)"))
    (model ${KISYS3DMOD}/Resistors_SMD.3dshapes/R_0805.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )
  (gr_text "Cedric Priscal\nJuly 2017" (at 151.765 97.79) (layer B.SilkS))
  (gr_line (start 161.29 96.52) (end 161.29 102.87) (layer Edge.Cuts) (width 0.15))
  (gr_arc (start 161.29 95.25) (end 161.29 96.52) (angle 180) (layer Edge.Cuts) (width 0.15))
  (gr_line (start 161.29 92.71) (end 136.2964 92.71) (layer Edge.Cuts) (width 0.15))
  (gr_line (start 161.29 93.98) (end 161.29 92.71) (layer Edge.Cuts) (width 0.15))
  (gr_line (start 136.2964 102.87) (end 161.29 102.87) (layer Edge.Cuts) (width 0.15))
  (gr_line (start 135.89 102.4636) (end 136.2964 102.87) (layer Edge.Cuts) (width 0.15))
  (gr_line (start 135.89 93.1164) (end 135.89 102.4636) (layer Edge.Cuts) (width 0.15))
  (gr_line (start 136.2964 92.71) (end 135.89 93.1164) (layer Edge.Cuts) (width 0.15))
)
