




**<Parameter Title not found>**


Creation Date:	28/02/2016	15:18:11
Print Date:	28-Feb-16	3:18:15 PM


Approved	Notes	
















## Design Rules Verification Report

Filename : C:\Users\bc547\Documents\bcdev-data\projects\esp2ftdi\hardware\adapterboard.PcbDoc

Warnings 0  
Rule Violations 0

Warnings	
Total	0

Rule Violations	
Modified Polygon (Allow modified: No), (Allow shelved: No)	0
Net Antennae (Tolerance=0mil) (All)	0
Silk to Silk (Clearance=5mil) (All),(All)	0
Silk To Solder Mask (Clearance=5mil) (IsPad),(All)	0
Minimum Solder Mask Sliver (Gap=3mil) (All),(All)	0
Hole To Hole Clearance (Gap=10mil) (All),(All)	0
Hole Size Constraint (Min=13mil) (Max=100mil) (All)	0
Height Constraint (Min=0mil) (Max=1000mil) (Preferred=500mil) (All)	0
Width Constraint (Min=10mil) (Max=100mil) (Preferred=10mil) (All)	0
Power Plane Connect Rule(Relief Connect)(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4)	0
Clearance Constraint (Gap=6mil) (All),(All)	0
Un-Routed Net Constraint ( All )	0
Short-Circuit Constraint (Allowed=No) (All),(All)	0
Minimum Annular Ring (Minimum=7mil) (All)	0
Board Clearance Constraint (Gap=0mil) (Not OnSilkscreen)	0
Total	0