(kicad_pcb (version 20171130) (host pcbnew 5.1.10)
  (general
    (thickness 1.6)
    (drawings 57)
    (tracks 358)
    (zones 0)
    (modules 22)
    (nets 65)
  )
  (page A4)
  (layers
    (0 Top signal)
    (31 Bottom signal)
    (32 B.Adhes user)
    (33 F.Adhes user)
    (34 B.Paste user)
    (35 F.Paste user)
    (36 B.SilkS user)
    (37 F.SilkS user)
    (38 B.Mask user)
    (39 F.Mask user)
    (40 Dwgs.User user)
    (41 Cmts.User user)
    (42 Eco1.User user)
    (43 Eco2.User user)
    (44 Edge.Cuts user)
    (45 Margin user)
    (46 B.CrtYd user)
    (47 F.CrtYd user)
    (48 B.Fab user)
    (49 F.Fab user)
  )
  (setup
    (last_trace_width 0.25)
    (trace_clearance 0.2)
    (zone_clearance 0.508)
    (zone_45_only no)
    (trace_min 0.2)
    (via_size 0.8)
    (via_drill 0.4)
    (via_min_size 0.4)
    (via_min_drill 0.3)
    (uvia_size 0.3)
    (uvia_drill 0.1)
    (uvias_allowed no)
    (uvia_min_size 0.2)
    (uvia_min_drill 0.1)
    (edge_width 0.05)
    (segment_width 0.2)
    (pcb_text_width 0.3)
    (pcb_text_size 1.5 1.5)
    (mod_edge_width 0.12)
    (mod_text_size 1 1)
    (mod_text_width 0.15)
    (pad_size 1.524 1.524)
    (pad_drill 0.762)
    (pad_to_mask_clearance 0)
    (aux_axis_origin 0 0)
    (visible_elements FFFFFF7F)
    (pcbplotparams
      (layerselection 0x010fc_ffffffff)
      (usegerberextensions false)
      (usegerberattributes true)
      (usegerberadvancedattributes true)
      (creategerberjobfile true)
      (excludeedgelayer true)
      (linewidth 0.100000)
      (plotframeref false)
      (viasonmask false)
      (mode 1)
      (useauxorigin false)
      (hpglpennumber 1)
      (hpglpenspeed 20)
      (hpglpendiameter 15.000000)
      (psnegative false)
      (psa4output false)
      (plotreference true)
      (plotvalue true)
      (plotinvisibletext false)
      (padsonsilk false)
      (subtractmaskfromsilk false)
      (outputformat 1)
      (mirror false)
      (drillshape 1)
      (scaleselection 1)
      (outputdirectory ""))
  )
  (net 0 "")
  (net 1 VCC)
  (net 2 GND)
  (net 3 /A23)
  (net 4 /ORIGA20)
  (net 5 /ORIGA19)
  (net 6 /CCKQ)
  (net 7 /P23)
  (net 8 /P22)
  (net 9 /P21)
  (net 10 //GARY_RAMEN)
  (net 11 /P19)
  (net 12 //GARY_REGEN)
  (net 13 /P16)
  (net 14 //BLIT)
  (net 15 /P14)
  (net 16 /P13)
  (net 17 /P12)
  (net 18 /P11)
  (net 19 /P10)
  (net 20 /P9)
  (net 21 /P8)
  (net 22 /P7)
  (net 23 /P5)
  (net 24 /P4)
  (net 25 /P3)
  (net 26 /P2)
  (net 27 //NEW_RAMEN)
  (net 28 //NEW_REGEN)
  (net 29 "Net-(IC1-Pad12)")
  (net 30 "Net-(IC1-Pad10)")
  (net 31 "Net-(IC1-Pad13)")
  (net 32 "Net-(IC1-Pad3)")
  (net 33 "Net-(IC1-Pad1)")
  (net 34 "Net-(IC2-Pad5)")
  (net 35 /RAS_CTL)
  (net 36 //A19)
  (net 37 "Net-(IC3-Pad8)")
  (net 38 "Net-(IC3-Pad10)")
  (net 39 "Net-(IC3-Pad6)")
  (net 40 "Net-(IC3-Pad3)")
  (net 41 //GARY_RAMEN_FF)
  (net 42 "Net-(IC4-Pad9)")
  (net 43 //A19_FF)
  (net 44 "Net-(IC4-Pad5)")
  (net 45 /SEL0)
  (net 46 /SEL1)
  (net 47 "Net-(GARY1-Pad47)")
  (net 48 "Net-(GARY1-Pad46)")
  (net 49 "Net-(GARY1-Pad45)")
  (net 50 "Net-(GARY1-Pad44)")
  (net 51 "Net-(GARY1-Pad43)")
  (net 52 "Net-(GARY1-Pad42)")
  (net 53 "Net-(GARY1-Pad41)")
  (net 54 "Net-(GARY1-Pad38)")
  (net 55 "Net-(GARY1-Pad37)")
  (net 56 "Net-(GARY1-Pad34)")
  (net 57 "Net-(GARY1-Pad33)")
  (net 58 "Net-(GARY1-Pad32)")
  (net 59 "Net-(GARY1-Pad31)")
  (net 60 "Net-(GARY1-Pad30)")
  (net 61 "Net-(GARY1-Pad29)")
  (net 62 "Net-(GARY1-Pad28)")
  (net 63 "Net-(GARY1-Pad26)")
  (net 64 "Net-(GARY1-Pad25)")
  (net_class Default "This is the default net class."
    (clearance 0.2)
    (trace_width 0.25)
    (via_dia 0.8)
    (via_drill 0.4)
    (uvia_dia 0.3)
    (uvia_drill 0.1)
    (add_net //A19)
    (add_net //A19_FF)
    (add_net //BLIT)
    (add_net //GARY_RAMEN)
    (add_net //GARY_RAMEN_FF)
    (add_net //GARY_REGEN)
    (add_net //NEW_RAMEN)
    (add_net //NEW_REGEN)
    (add_net /A23)
    (add_net /CCKQ)
    (add_net /ORIGA19)
    (add_net /ORIGA20)
    (add_net /P10)
    (add_net /P11)
    (add_net /P12)
    (add_net /P13)
    (add_net /P14)
    (add_net /P16)
    (add_net /P19)
    (add_net /P2)
    (add_net /P21)
    (add_net /P22)
    (add_net /P23)
    (add_net /P3)
    (add_net /P4)
    (add_net /P5)
    (add_net /P7)
    (add_net /P8)
    (add_net /P9)
    (add_net /RAS_CTL)
    (add_net /SEL0)
    (add_net /SEL1)
    (add_net GND)
    (add_net "Net-(GARY1-Pad25)")
    (add_net "Net-(GARY1-Pad26)")
    (add_net "Net-(GARY1-Pad28)")
    (add_net "Net-(GARY1-Pad29)")
    (add_net "Net-(GARY1-Pad30)")
    (add_net "Net-(GARY1-Pad31)")
    (add_net "Net-(GARY1-Pad32)")
    (add_net "Net-(GARY1-Pad33)")
    (add_net "Net-(GARY1-Pad34)")
    (add_net "Net-(GARY1-Pad37)")
    (add_net "Net-(GARY1-Pad38)")
    (add_net "Net-(GARY1-Pad41)")
    (add_net "Net-(GARY1-Pad42)")
    (add_net "Net-(GARY1-Pad43)")
    (add_net "Net-(GARY1-Pad44)")
    (add_net "Net-(GARY1-Pad45)")
    (add_net "Net-(GARY1-Pad46)")
    (add_net "Net-(GARY1-Pad47)")
    (add_net "Net-(IC1-Pad1)")
    (add_net "Net-(IC1-Pad10)")
    (add_net "Net-(IC1-Pad12)")
    (add_net "Net-(IC1-Pad13)")
    (add_net "Net-(IC1-Pad3)")
    (add_net "Net-(IC2-Pad5)")
    (add_net "Net-(IC3-Pad10)")
    (add_net "Net-(IC3-Pad3)")
    (add_net "Net-(IC3-Pad6)")
    (add_net "Net-(IC3-Pad8)")
    (add_net "Net-(IC4-Pad5)")
    (add_net "Net-(IC4-Pad9)")
    (add_net VCC)
  )
  (module "" (layer Top) (tedit 0)
    (at 21.6916 57.5691)
    (fp_text reference @HOLE2 (at 0 0) (layer F.SilkS) hide)
    (fp_text value "" (at 0 0) (layer F.SilkS))
    (pad "" np_thru_hole circle (at 0 0) (size 1 1) (drill 1) (layers *.Cu *.Mask))
  )
  (module "" (layer Top) (tedit 0)
    (at 21.6916 76.3651)
    (fp_text reference @HOLE3 (at 0 0) (layer F.SilkS) hide)
    (fp_text value "" (at 0 0) (layer F.SilkS))
    (pad "" np_thru_hole circle (at 0 0) (size 1 1) (drill 1) (layers *.Cu *.Mask))
  )
  (module "" (layer Top) (tedit 0)
    (at 21.6916 38.7731)
    (fp_text reference @HOLE4 (at 0 0) (layer F.SilkS) hide)
    (fp_text value "" (at 0 0) (layer F.SilkS))
    (pad "" np_thru_hole circle (at 0 0) (size 1 1) (drill 1) (layers *.Cu *.Mask))
  )
  (module "" (layer Top) (tedit 0)
    (at 21.6916 29.3751)
    (fp_text reference @HOLE5 (at 0 0) (layer F.SilkS) hide)
    (fp_text value "" (at 0 0) (layer F.SilkS))
    (pad "" np_thru_hole circle (at 0 0) (size 1 1) (drill 1) (layers *.Cu *.Mask))
  )
  (module "" (layer Top) (tedit 0)
    (at 21.6916 66.9671)
    (fp_text reference @HOLE6 (at 0 0) (layer F.SilkS) hide)
    (fp_text value "" (at 0 0) (layer F.SilkS))
    (pad "" np_thru_hole circle (at 0 0) (size 1 1) (drill 1) (layers *.Cu *.Mask))
  )
  (module "" (layer Top) (tedit 0)
    (at 21.6916 85.7631)
    (fp_text reference @HOLE7 (at 0 0) (layer F.SilkS) hide)
    (fp_text value "" (at 0 0) (layer F.SilkS))
    (pad "" np_thru_hole circle (at 0 0) (size 1 1) (drill 1) (layers *.Cu *.Mask))
  )
  (module "" (layer Top) (tedit 0)
    (at 21.6916 48.1711)
    (fp_text reference @HOLE8 (at 0 0) (layer F.SilkS) hide)
    (fp_text value "" (at 0 0) (layer F.SilkS))
    (pad "" np_thru_hole circle (at 0 0) (size 1 1) (drill 1) (layers *.Cu *.Mask))
  )
  (module miniA501b6:C0805K (layer Top) (tedit 0)
    (at 35.1536 66.0781 180)
    (descr "<b>Ceramic Chip Capacitor KEMET 0805 reflow solder</b><p>\nMetric Code Size 2012")
    (fp_text reference C9 (at -1 -0.875 180) (layer F.SilkS) hide)
    (fp_text value 100n (at -1 1.9 180) (layer F.Fab) hide)
    (pad 2 smd rect (at 1 0 180) (size 1.3 1.6) (layers Top F.Paste F.Mask)
      (net 2 GND) (solder_mask_margin 0.0508))
    (pad 1 smd rect (at -1 0 180) (size 1.3 1.6) (layers Top F.Paste F.Mask)
      (net 1 VCC) (solder_mask_margin 0.0508))
  )
  (module miniA501b6:C0805K (layer Top) (tedit 0)
    (at 35.1536 53.3781 180)
    (descr "<b>Ceramic Chip Capacitor KEMET 0805 reflow solder</b><p>\nMetric Code Size 2012")
    (fp_text reference C17 (at -1 -0.875 180) (layer F.SilkS) hide)
    (fp_text value 100n (at -1 1.9 180) (layer F.Fab) hide)
    (pad 2 smd rect (at 1 0 180) (size 1.3 1.6) (layers Top F.Paste F.Mask)
      (net 2 GND) (solder_mask_margin 0.0508))
    (pad 1 smd rect (at -1 0 180) (size 1.3 1.6) (layers Top F.Paste F.Mask)
      (net 1 VCC) (solder_mask_margin 0.0508))
  )
  (module miniA501b6:C0805K (layer Top) (tedit 0)
    (at 35.1536 40.6781 180)
    (descr "<b>Ceramic Chip Capacitor KEMET 0805 reflow solder</b><p>\nMetric Code Size 2012")
    (fp_text reference C18 (at -1 -0.875 180) (layer F.SilkS) hide)
    (fp_text value 100n (at -1 1.9 180) (layer F.Fab) hide)
    (pad 2 smd rect (at 1 0 180) (size 1.3 1.6) (layers Top F.Paste F.Mask)
      (net 2 GND) (solder_mask_margin 0.0508))
    (pad 1 smd rect (at -1 0 180) (size 1.3 1.6) (layers Top F.Paste F.Mask)
      (net 1 VCC) (solder_mask_margin 0.0508))
  )
  (module miniA501b6:C0805K (layer Top) (tedit 0)
    (at 35.1536 27.9781 180)
    (descr "<b>Ceramic Chip Capacitor KEMET 0805 reflow solder</b><p>\nMetric Code Size 2012")
    (fp_text reference C24 (at -1 -0.875 180) (layer F.SilkS) hide)
    (fp_text value 100n (at -1 1.9 180) (layer F.Fab) hide)
    (pad 2 smd rect (at 1 0 180) (size 1.3 1.6) (layers Top F.Paste F.Mask)
      (net 2 GND) (solder_mask_margin 0.0508))
    (pad 1 smd rect (at -1 0 180) (size 1.3 1.6) (layers Top F.Paste F.Mask)
      (net 1 VCC) (solder_mask_margin 0.0508))
  )
  (module miniA501b6:DIL48 (layer Top) (tedit 0)
    (at 36.4236 54.0131 270)
    (descr "<b>Dual In Line Package</b>")
    (fp_text reference GARY1 (at -30.48 6.35) (layer F.SilkS) hide)
    (fp_text value DIL48 (at -16.637 1.016 90) (layer F.Fab))
    (pad 48 thru_hole circle (at -29.21 -7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 VCC) (solder_mask_margin 0.0508))
    (pad 47 thru_hole circle (at -26.67 -7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 47 "Net-(GARY1-Pad47)") (solder_mask_margin 0.0508))
    (pad 46 thru_hole circle (at -24.13 -7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 48 "Net-(GARY1-Pad46)") (solder_mask_margin 0.0508))
    (pad 45 thru_hole circle (at -21.59 -7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 49 "Net-(GARY1-Pad45)") (solder_mask_margin 0.0508))
    (pad 44 thru_hole circle (at -19.05 -7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 50 "Net-(GARY1-Pad44)") (solder_mask_margin 0.0508))
    (pad 43 thru_hole circle (at -16.51 -7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 51 "Net-(GARY1-Pad43)") (solder_mask_margin 0.0508))
    (pad 42 thru_hole circle (at -13.97 -7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 52 "Net-(GARY1-Pad42)") (solder_mask_margin 0.0508))
    (pad 41 thru_hole circle (at -11.43 -7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 53 "Net-(GARY1-Pad41)") (solder_mask_margin 0.0508))
    (pad 40 thru_hole circle (at -8.89 -7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 2 GND) (solder_mask_margin 0.0508))
    (pad 39 thru_hole circle (at -6.35 -7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 3 /A23) (solder_mask_margin 0.0508))
    (pad 38 thru_hole circle (at -3.81 -7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 54 "Net-(GARY1-Pad38)") (solder_mask_margin 0.0508))
    (pad 37 thru_hole circle (at -1.27 -7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 55 "Net-(GARY1-Pad37)") (solder_mask_margin 0.0508))
    (pad 36 thru_hole circle (at 1.27 -7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 4 /ORIGA20) (solder_mask_margin 0.0508))
    (pad 35 thru_hole circle (at 3.81 -7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 5 /ORIGA19) (solder_mask_margin 0.0508))
    (pad 34 thru_hole circle (at 6.35 -7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 56 "Net-(GARY1-Pad34)") (solder_mask_margin 0.0508))
    (pad 33 thru_hole circle (at 8.89 -7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 57 "Net-(GARY1-Pad33)") (solder_mask_margin 0.0508))
    (pad 32 thru_hole circle (at 11.43 -7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 58 "Net-(GARY1-Pad32)") (solder_mask_margin 0.0508))
    (pad 31 thru_hole circle (at 13.97 -7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 59 "Net-(GARY1-Pad31)") (solder_mask_margin 0.0508))
    (pad 30 thru_hole circle (at 16.51 -7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 60 "Net-(GARY1-Pad30)") (solder_mask_margin 0.0508))
    (pad 29 thru_hole circle (at 19.05 -7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 61 "Net-(GARY1-Pad29)") (solder_mask_margin 0.0508))
    (pad 28 thru_hole circle (at 21.59 -7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 62 "Net-(GARY1-Pad28)") (solder_mask_margin 0.0508))
    (pad 27 thru_hole circle (at 24.13 -7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 6 /CCKQ) (solder_mask_margin 0.0508))
    (pad 26 thru_hole circle (at 26.67 -7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 63 "Net-(GARY1-Pad26)") (solder_mask_margin 0.0508))
    (pad 25 thru_hole circle (at 29.21 -7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 64 "Net-(GARY1-Pad25)") (solder_mask_margin 0.0508))
    (pad 24 thru_hole circle (at 29.21 7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 2 GND) (solder_mask_margin 0.0508))
    (pad 23 thru_hole circle (at 26.67 7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 7 /P23) (solder_mask_margin 0.0508))
    (pad 22 thru_hole circle (at 24.13 7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 8 /P22) (solder_mask_margin 0.0508))
    (pad 21 thru_hole circle (at 21.59 7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 9 /P21) (solder_mask_margin 0.0508))
    (pad 20 thru_hole circle (at 19.05 7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 10 //GARY_RAMEN) (solder_mask_margin 0.0508))
    (pad 19 thru_hole circle (at 16.51 7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 11 /P19) (solder_mask_margin 0.0508))
    (pad 18 thru_hole circle (at 13.97 7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 12 //GARY_REGEN) (solder_mask_margin 0.0508))
    (pad 17 thru_hole circle (at 11.43 7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 VCC) (solder_mask_margin 0.0508))
    (pad 16 thru_hole circle (at 8.89 7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 13 /P16) (solder_mask_margin 0.0508))
    (pad 15 thru_hole circle (at 6.35 7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 14 //BLIT) (solder_mask_margin 0.0508))
    (pad 14 thru_hole circle (at 3.81 7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 15 /P14) (solder_mask_margin 0.0508))
    (pad 13 thru_hole circle (at 1.27 7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 16 /P13) (solder_mask_margin 0.0508))
    (pad 12 thru_hole circle (at -1.27 7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 17 /P12) (solder_mask_margin 0.0508))
    (pad 11 thru_hole circle (at -3.81 7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 18 /P11) (solder_mask_margin 0.0508))
    (pad 10 thru_hole circle (at -6.35 7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 19 /P10) (solder_mask_margin 0.0508))
    (pad 9 thru_hole circle (at -8.89 7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 20 /P9) (solder_mask_margin 0.0508))
    (pad 8 thru_hole circle (at -11.43 7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 21 /P8) (solder_mask_margin 0.0508))
    (pad 7 thru_hole circle (at -13.97 7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 22 /P7) (solder_mask_margin 0.0508))
    (pad 6 thru_hole circle (at -16.51 7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 VCC) (solder_mask_margin 0.0508))
    (pad 5 thru_hole circle (at -19.05 7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 23 /P5) (solder_mask_margin 0.0508))
    (pad 4 thru_hole circle (at -21.59 7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 24 /P4) (solder_mask_margin 0.0508))
    (pad 3 thru_hole circle (at -24.13 7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 25 /P3) (solder_mask_margin 0.0508))
    (pad 2 thru_hole circle (at -26.67 7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 26 /P2) (solder_mask_margin 0.0508))
    (pad 1 thru_hole circle (at -29.21 7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 2 GND) (solder_mask_margin 0.0508))
  )
  (module miniA501b6:SO14 (layer Top) (tedit 0)
    (at 35.1536 73.0631 270)
    (descr "<b>Small Outline package</b> 150 mil")
    (fp_text reference IC1 (at -4.826 1.905) (layer F.SilkS) hide)
    (fp_text value 74F00 (at -0.254 0.889 270) (layer F.Fab))
    (pad 8 smd rect (at 3.81 -2.7559 270) (size 0.635 1.27) (layers Top F.Paste F.Mask)
      (net 29 "Net-(IC1-Pad12)") (solder_mask_margin 0.0508))
    (pad 7 smd rect (at 3.81 2.7559 270) (size 0.635 1.27) (layers Top F.Paste F.Mask)
      (net 2 GND) (solder_mask_margin 0.0508))
    (pad 9 smd rect (at 2.54 -2.7559 270) (size 0.635 1.27) (layers Top F.Paste F.Mask)
      (net 30 "Net-(IC1-Pad10)") (solder_mask_margin 0.0508))
    (pad 10 smd rect (at 1.27 -2.7559 270) (size 0.635 1.27) (layers Top F.Paste F.Mask)
      (net 30 "Net-(IC1-Pad10)") (solder_mask_margin 0.0508))
    (pad 6 smd rect (at 2.54 2.7559 270) (size 0.635 1.27) (layers Top F.Paste F.Mask)
      (net 31 "Net-(IC1-Pad13)") (solder_mask_margin 0.0508))
    (pad 5 smd rect (at 1.27 2.7559 270) (size 0.635 1.27) (layers Top F.Paste F.Mask)
      (net 10 //GARY_RAMEN) (solder_mask_margin 0.0508))
    (pad 11 smd rect (at 0 -2.7559 270) (size 0.635 1.27) (layers Top F.Paste F.Mask)
      (net 28 //NEW_REGEN) (solder_mask_margin 0.0508))
    (pad 4 smd rect (at 0 2.7559 270) (size 0.635 1.27) (layers Top F.Paste F.Mask)
      (net 12 //GARY_REGEN) (solder_mask_margin 0.0508))
    (pad 12 smd rect (at -1.27 -2.7559 270) (size 0.635 1.27) (layers Top F.Paste F.Mask)
      (net 29 "Net-(IC1-Pad12)") (solder_mask_margin 0.0508))
    (pad 13 smd rect (at -2.54 -2.7559 270) (size 0.635 1.27) (layers Top F.Paste F.Mask)
      (net 31 "Net-(IC1-Pad13)") (solder_mask_margin 0.0508))
    (pad 3 smd rect (at -1.27 2.7559 270) (size 0.635 1.27) (layers Top F.Paste F.Mask)
      (net 32 "Net-(IC1-Pad3)") (solder_mask_margin 0.0508))
    (pad 2 smd rect (at -2.54 2.7559 270) (size 0.635 1.27) (layers Top F.Paste F.Mask)
      (net 4 /ORIGA20) (solder_mask_margin 0.0508))
    (pad 14 smd rect (at -3.81 -2.7559 270) (size 0.635 1.27) (layers Top F.Paste F.Mask)
      (net 1 VCC) (solder_mask_margin 0.0508))
    (pad 1 smd rect (at -3.81 2.7559 270) (size 0.635 1.27) (layers Top F.Paste F.Mask)
      (net 33 "Net-(IC1-Pad1)") (solder_mask_margin 0.0508))
  )
  (module miniA501b6:SO14 (layer Top) (tedit 0)
    (at 35.1536 59.7281 270)
    (descr "<b>Small Outline package</b> 150 mil")
    (fp_text reference IC2 (at -4.826 1.905) (layer F.SilkS) hide)
    (fp_text value 74F00 (at 0 1.143 270) (layer F.Fab))
    (pad 8 smd rect (at 3.81 -2.7559 270) (size 0.635 1.27) (layers Top F.Paste F.Mask)
      (net 34 "Net-(IC2-Pad5)") (solder_mask_margin 0.0508))
    (pad 7 smd rect (at 3.81 2.7559 270) (size 0.635 1.27) (layers Top F.Paste F.Mask)
      (net 2 GND) (solder_mask_margin 0.0508))
    (pad 9 smd rect (at 2.54 -2.7559 270) (size 0.635 1.27) (layers Top F.Paste F.Mask)
      (net 3 /A23) (solder_mask_margin 0.0508))
    (pad 10 smd rect (at 1.27 -2.7559 270) (size 0.635 1.27) (layers Top F.Paste F.Mask)
      (net 3 /A23) (solder_mask_margin 0.0508))
    (pad 6 smd rect (at 2.54 2.7559 270) (size 0.635 1.27) (layers Top F.Paste F.Mask)
      (net 35 /RAS_CTL) (solder_mask_margin 0.0508))
    (pad 5 smd rect (at 1.27 2.7559 270) (size 0.635 1.27) (layers Top F.Paste F.Mask)
      (net 34 "Net-(IC2-Pad5)") (solder_mask_margin 0.0508))
    (pad 11 smd rect (at 0 -2.7559 270) (size 0.635 1.27) (layers Top F.Paste F.Mask)
      (net 27 //NEW_RAMEN) (solder_mask_margin 0.0508))
    (pad 4 smd rect (at 0 2.7559 270) (size 0.635 1.27) (layers Top F.Paste F.Mask)
      (net 36 //A19) (solder_mask_margin 0.0508))
    (pad 12 smd rect (at -1.27 -2.7559 270) (size 0.635 1.27) (layers Top F.Paste F.Mask)
      (net 30 "Net-(IC1-Pad10)") (solder_mask_margin 0.0508))
    (pad 13 smd rect (at -2.54 -2.7559 270) (size 0.635 1.27) (layers Top F.Paste F.Mask)
      (net 31 "Net-(IC1-Pad13)") (solder_mask_margin 0.0508))
    (pad 3 smd rect (at -1.27 2.7559 270) (size 0.635 1.27) (layers Top F.Paste F.Mask)
      (net 36 //A19) (solder_mask_margin 0.0508))
    (pad 2 smd rect (at -2.54 2.7559 270) (size 0.635 1.27) (layers Top F.Paste F.Mask)
      (net 5 /ORIGA19) (solder_mask_margin 0.0508))
    (pad 14 smd rect (at -3.81 -2.7559 270) (size 0.635 1.27) (layers Top F.Paste F.Mask)
      (net 1 VCC) (solder_mask_margin 0.0508))
    (pad 1 smd rect (at -3.81 2.7559 270) (size 0.635 1.27) (layers Top F.Paste F.Mask)
      (net 5 /ORIGA19) (solder_mask_margin 0.0508))
  )
  (module miniA501b6:SO14 (layer Top) (tedit 0)
    (at 35.1536 47.0281 270)
    (descr "<b>Small Outline package</b> 150 mil")
    (fp_text reference IC3 (at -4.826 1.905) (layer F.SilkS) hide)
    (fp_text value 74F00 (at 0 1.143 270) (layer F.Fab))
    (pad 8 smd rect (at 3.81 -2.7559 270) (size 0.635 1.27) (layers Top F.Paste F.Mask)
      (net 37 "Net-(IC3-Pad8)") (solder_mask_margin 0.0508))
    (pad 7 smd rect (at 3.81 2.7559 270) (size 0.635 1.27) (layers Top F.Paste F.Mask)
      (net 2 GND) (solder_mask_margin 0.0508))
    (pad 9 smd rect (at 2.54 -2.7559 270) (size 0.635 1.27) (layers Top F.Paste F.Mask)
      (net 38 "Net-(IC3-Pad10)") (solder_mask_margin 0.0508))
    (pad 10 smd rect (at 1.27 -2.7559 270) (size 0.635 1.27) (layers Top F.Paste F.Mask)
      (net 38 "Net-(IC3-Pad10)") (solder_mask_margin 0.0508))
    (pad 6 smd rect (at 2.54 2.7559 270) (size 0.635 1.27) (layers Top F.Paste F.Mask)
      (net 39 "Net-(IC3-Pad6)") (solder_mask_margin 0.0508))
    (pad 5 smd rect (at 1.27 2.7559 270) (size 0.635 1.27) (layers Top F.Paste F.Mask)
      (net 36 //A19) (solder_mask_margin 0.0508))
    (pad 11 smd rect (at 0 -2.7559 270) (size 0.635 1.27) (layers Top F.Paste F.Mask)
      (net 38 "Net-(IC3-Pad10)") (solder_mask_margin 0.0508))
    (pad 4 smd rect (at 0 2.7559 270) (size 0.635 1.27) (layers Top F.Paste F.Mask)
      (net 14 //BLIT) (solder_mask_margin 0.0508))
    (pad 12 smd rect (at -1.27 -2.7559 270) (size 0.635 1.27) (layers Top F.Paste F.Mask)
      (net 1 VCC) (solder_mask_margin 0.0508))
    (pad 13 smd rect (at -2.54 -2.7559 270) (size 0.635 1.27) (layers Top F.Paste F.Mask)
      (net 1 VCC) (solder_mask_margin 0.0508))
    (pad 3 smd rect (at -1.27 2.7559 270) (size 0.635 1.27) (layers Top F.Paste F.Mask)
      (net 40 "Net-(IC3-Pad3)") (solder_mask_margin 0.0508))
    (pad 2 smd rect (at -2.54 2.7559 270) (size 0.635 1.27) (layers Top F.Paste F.Mask)
      (net 14 //BLIT) (solder_mask_margin 0.0508))
    (pad 14 smd rect (at -3.81 -2.7559 270) (size 0.635 1.27) (layers Top F.Paste F.Mask)
      (net 1 VCC) (solder_mask_margin 0.0508))
    (pad 1 smd rect (at -3.81 2.7559 270) (size 0.635 1.27) (layers Top F.Paste F.Mask)
      (net 10 //GARY_RAMEN) (solder_mask_margin 0.0508))
  )
  (module miniA501b6:SO14 (layer Top) (tedit 0)
    (at 35.1536 34.3281 270)
    (descr "<b>Small Outline package</b> 150 mil")
    (fp_text reference IC4 (at -4.826 1.905) (layer F.SilkS) hide)
    (fp_text value 74F74 (at 0 -0.762 270) (layer F.Fab))
    (pad 8 smd rect (at 3.81 -2.7559 270) (size 0.635 1.27) (layers Top F.Paste F.Mask)
      (net 41 //GARY_RAMEN_FF) (solder_mask_margin 0.0508))
    (pad 7 smd rect (at 3.81 2.7559 270) (size 0.635 1.27) (layers Top F.Paste F.Mask)
      (net 2 GND) (solder_mask_margin 0.0508))
    (pad 9 smd rect (at 2.54 -2.7559 270) (size 0.635 1.27) (layers Top F.Paste F.Mask)
      (net 42 "Net-(IC4-Pad9)") (solder_mask_margin 0.0508))
    (pad 10 smd rect (at 1.27 -2.7559 270) (size 0.635 1.27) (layers Top F.Paste F.Mask)
      (net 1 VCC) (solder_mask_margin 0.0508))
    (pad 6 smd rect (at 2.54 2.7559 270) (size 0.635 1.27) (layers Top F.Paste F.Mask)
      (net 43 //A19_FF) (solder_mask_margin 0.0508))
    (pad 5 smd rect (at 1.27 2.7559 270) (size 0.635 1.27) (layers Top F.Paste F.Mask)
      (net 44 "Net-(IC4-Pad5)") (solder_mask_margin 0.0508))
    (pad 11 smd rect (at 0 -2.7559 270) (size 0.635 1.27) (layers Top F.Paste F.Mask)
      (net 6 /CCKQ) (solder_mask_margin 0.0508))
    (pad 4 smd rect (at 0 2.7559 270) (size 0.635 1.27) (layers Top F.Paste F.Mask)
      (net 1 VCC) (solder_mask_margin 0.0508))
    (pad 12 smd rect (at -1.27 -2.7559 270) (size 0.635 1.27) (layers Top F.Paste F.Mask)
      (net 40 "Net-(IC3-Pad3)") (solder_mask_margin 0.0508))
    (pad 13 smd rect (at -2.54 -2.7559 270) (size 0.635 1.27) (layers Top F.Paste F.Mask)
      (net 1 VCC) (solder_mask_margin 0.0508))
    (pad 3 smd rect (at -1.27 2.7559 270) (size 0.635 1.27) (layers Top F.Paste F.Mask)
      (net 6 /CCKQ) (solder_mask_margin 0.0508))
    (pad 2 smd rect (at -2.54 2.7559 270) (size 0.635 1.27) (layers Top F.Paste F.Mask)
      (net 39 "Net-(IC3-Pad6)") (solder_mask_margin 0.0508))
    (pad 14 smd rect (at -3.81 -2.7559 270) (size 0.635 1.27) (layers Top F.Paste F.Mask)
      (net 1 VCC) (solder_mask_margin 0.0508))
    (pad 1 smd rect (at -3.81 2.7559 270) (size 0.635 1.27) (layers Top F.Paste F.Mask)
      (net 1 VCC) (solder_mask_margin 0.0508))
  )
  (module miniA501b6:1X03 (layer Top) (tedit 0)
    (at 28.8036 92.1131)
    (descr "<b>PIN HEADER</b>")
    (fp_text reference JP2 (at -3.8862 -1.8288) (layer F.SilkS) hide)
    (fp_text value PINHD-1X3 (at -3.81 3.175) (layer F.Fab))
    (pad 3 thru_hole circle (at 2.54 0 90) (size 1.6764 1.6764) (drill 0.9) (layers *.Cu *.Mask)
      (net 43 //A19_FF) (solder_mask_margin 0.0508))
    (pad 2 thru_hole circle (at 0 0 90) (size 1.6764 1.6764) (drill 0.9) (layers *.Cu *.Mask)
      (net 45 /SEL0) (solder_mask_margin 0.0508))
    (pad 1 thru_hole circle (at -2.54 0 90) (size 1.6764 1.6764) (drill 0.9) (layers *.Cu *.Mask)
      (net 5 /ORIGA19) (solder_mask_margin 0.0508))
  )
  (module miniA501b6:1X03 (layer Top) (tedit 0)
    (at 28.8036 89.5731)
    (descr "<b>PIN HEADER</b>")
    (fp_text reference JP6 (at -3.8862 -1.8288) (layer F.SilkS) hide)
    (fp_text value PINHD-1X3 (at -3.81 3.175) (layer F.Fab))
    (pad 3 thru_hole circle (at 2.54 0 90) (size 1.6764 1.6764) (drill 0.9) (layers *.Cu *.Mask)
      (net 41 //GARY_RAMEN_FF) (solder_mask_margin 0.0508))
    (pad 2 thru_hole circle (at 0 0 90) (size 1.6764 1.6764) (drill 0.9) (layers *.Cu *.Mask)
      (net 46 /SEL1) (solder_mask_margin 0.0508))
    (pad 1 thru_hole circle (at -2.54 0 90) (size 1.6764 1.6764) (drill 0.9) (layers *.Cu *.Mask)
      (net 4 /ORIGA20) (solder_mask_margin 0.0508))
  )
  (module miniA501b6:1X03 (layer Top) (tedit 0)
    (at 28.8036 87.0331 180)
    (descr "<b>PIN HEADER</b>")
    (fp_text reference JP8 (at -3.8862 -1.8288 180) (layer F.SilkS) hide)
    (fp_text value PINHD-1X3 (at -3.81 3.175) (layer F.Fab))
    (pad 3 thru_hole circle (at 2.54 0 270) (size 1.6764 1.6764) (drill 0.9) (layers *.Cu *.Mask)
      (net 4 /ORIGA20) (solder_mask_margin 0.0508))
    (pad 2 thru_hole circle (at 0 0 270) (size 1.6764 1.6764) (drill 0.9) (layers *.Cu *.Mask)
      (net 33 "Net-(IC1-Pad1)") (solder_mask_margin 0.0508))
    (pad 1 thru_hole circle (at -2.54 0 270) (size 1.6764 1.6764) (drill 0.9) (layers *.Cu *.Mask)
      (net 5 /ORIGA19) (solder_mask_margin 0.0508))
  )
  (module miniA501b6:1X03 (layer Top) (tedit 0)
    (at 36.4236 21.8821 180)
    (descr "<b>PIN HEADER</b>")
    (fp_text reference JP9 (at -3.8862 -1.8288 180) (layer F.SilkS) hide)
    (fp_text value PINHD-1X3 (at -3.81 3.175) (layer F.Fab))
    (pad 3 thru_hole circle (at 2.54 0 270) (size 1.6764 1.6764) (drill 0.9) (layers *.Cu *.Mask)
      (net 12 //GARY_REGEN) (solder_mask_margin 0.0508))
    (pad 2 thru_hole circle (at 0 0 270) (size 1.6764 1.6764) (drill 0.9) (layers *.Cu *.Mask)
      (net 30 "Net-(IC1-Pad10)") (solder_mask_margin 0.0508))
    (pad 1 thru_hole circle (at -2.54 0 270) (size 1.6764 1.6764) (drill 0.9) (layers *.Cu *.Mask)
      (net 32 "Net-(IC1-Pad3)") (solder_mask_margin 0.0508))
  )
  (module miniA501b6:1X03 (layer Top) (tedit 0)
    (at 34.3916 89.5731 90)
    (descr "<b>PIN HEADER</b>")
    (fp_text reference J8 (at -3.8862 -1.8288 90) (layer F.SilkS) hide)
    (fp_text value PINHD-1X3 (at -3.81 3.175 90) (layer F.Fab))
    (pad 3 thru_hole circle (at 2.54 0 180) (size 1.6764 1.6764) (drill 0.9) (layers *.Cu *.Mask)
      (net 46 /SEL1) (solder_mask_margin 0.0508))
    (pad 2 thru_hole circle (at 0 0 180) (size 1.6764 1.6764) (drill 0.9) (layers *.Cu *.Mask)
      (net 45 /SEL0) (solder_mask_margin 0.0508))
    (pad 1 thru_hole circle (at -2.54 0 180) (size 1.6764 1.6764) (drill 0.9) (layers *.Cu *.Mask)
      (net 35 /RAS_CTL) (solder_mask_margin 0.0508))
  )
  (module miniA501b6:DIL48 (layer Top) (tedit 0)
    (at 33.3756 54.0131 270)
    (descr "<b>Dual In Line Package</b>")
    (fp_text reference "SOCKET(MOBO)1" (at -30.48 6.35) (layer F.SilkS) hide)
    (fp_text value DIL48 (at -16.637 1.016 90) (layer F.Fab))
    (pad 48 thru_hole circle (at -29.21 -7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 VCC) (solder_mask_margin 0.0508))
    (pad 47 thru_hole circle (at -26.67 -7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 47 "Net-(GARY1-Pad47)") (solder_mask_margin 0.0508))
    (pad 46 thru_hole circle (at -24.13 -7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 48 "Net-(GARY1-Pad46)") (solder_mask_margin 0.0508))
    (pad 45 thru_hole circle (at -21.59 -7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 49 "Net-(GARY1-Pad45)") (solder_mask_margin 0.0508))
    (pad 44 thru_hole circle (at -19.05 -7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 50 "Net-(GARY1-Pad44)") (solder_mask_margin 0.0508))
    (pad 43 thru_hole circle (at -16.51 -7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 51 "Net-(GARY1-Pad43)") (solder_mask_margin 0.0508))
    (pad 42 thru_hole circle (at -13.97 -7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 52 "Net-(GARY1-Pad42)") (solder_mask_margin 0.0508))
    (pad 41 thru_hole circle (at -11.43 -7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 53 "Net-(GARY1-Pad41)") (solder_mask_margin 0.0508))
    (pad 40 thru_hole circle (at -8.89 -7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 2 GND) (solder_mask_margin 0.0508))
    (pad 39 thru_hole circle (at -6.35 -7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 3 /A23) (solder_mask_margin 0.0508))
    (pad 38 thru_hole circle (at -3.81 -7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 54 "Net-(GARY1-Pad38)") (solder_mask_margin 0.0508))
    (pad 37 thru_hole circle (at -1.27 -7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 55 "Net-(GARY1-Pad37)") (solder_mask_margin 0.0508))
    (pad 36 thru_hole circle (at 1.27 -7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 4 /ORIGA20) (solder_mask_margin 0.0508))
    (pad 35 thru_hole circle (at 3.81 -7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 5 /ORIGA19) (solder_mask_margin 0.0508))
    (pad 34 thru_hole circle (at 6.35 -7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 56 "Net-(GARY1-Pad34)") (solder_mask_margin 0.0508))
    (pad 33 thru_hole circle (at 8.89 -7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 57 "Net-(GARY1-Pad33)") (solder_mask_margin 0.0508))
    (pad 32 thru_hole circle (at 11.43 -7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 58 "Net-(GARY1-Pad32)") (solder_mask_margin 0.0508))
    (pad 31 thru_hole circle (at 13.97 -7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 59 "Net-(GARY1-Pad31)") (solder_mask_margin 0.0508))
    (pad 30 thru_hole circle (at 16.51 -7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 60 "Net-(GARY1-Pad30)") (solder_mask_margin 0.0508))
    (pad 29 thru_hole circle (at 19.05 -7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 61 "Net-(GARY1-Pad29)") (solder_mask_margin 0.0508))
    (pad 28 thru_hole circle (at 21.59 -7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 62 "Net-(GARY1-Pad28)") (solder_mask_margin 0.0508))
    (pad 27 thru_hole circle (at 24.13 -7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 6 /CCKQ) (solder_mask_margin 0.0508))
    (pad 26 thru_hole circle (at 26.67 -7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 63 "Net-(GARY1-Pad26)") (solder_mask_margin 0.0508))
    (pad 25 thru_hole circle (at 29.21 -7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 64 "Net-(GARY1-Pad25)") (solder_mask_margin 0.0508))
    (pad 24 thru_hole circle (at 29.21 7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 2 GND) (solder_mask_margin 0.0508))
    (pad 23 thru_hole circle (at 26.67 7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 7 /P23) (solder_mask_margin 0.0508))
    (pad 22 thru_hole circle (at 24.13 7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 8 /P22) (solder_mask_margin 0.0508))
    (pad 21 thru_hole circle (at 21.59 7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 9 /P21) (solder_mask_margin 0.0508))
    (pad 20 thru_hole circle (at 19.05 7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 27 //NEW_RAMEN) (solder_mask_margin 0.0508))
    (pad 19 thru_hole circle (at 16.51 7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 11 /P19) (solder_mask_margin 0.0508))
    (pad 18 thru_hole circle (at 13.97 7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 28 //NEW_REGEN) (solder_mask_margin 0.0508))
    (pad 17 thru_hole circle (at 11.43 7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 VCC) (solder_mask_margin 0.0508))
    (pad 16 thru_hole circle (at 8.89 7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 13 /P16) (solder_mask_margin 0.0508))
    (pad 15 thru_hole circle (at 6.35 7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 14 //BLIT) (solder_mask_margin 0.0508))
    (pad 14 thru_hole circle (at 3.81 7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 15 /P14) (solder_mask_margin 0.0508))
    (pad 13 thru_hole circle (at 1.27 7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 16 /P13) (solder_mask_margin 0.0508))
    (pad 12 thru_hole circle (at -1.27 7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 17 /P12) (solder_mask_margin 0.0508))
    (pad 11 thru_hole circle (at -3.81 7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 18 /P11) (solder_mask_margin 0.0508))
    (pad 10 thru_hole circle (at -6.35 7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 19 /P10) (solder_mask_margin 0.0508))
    (pad 9 thru_hole circle (at -8.89 7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 20 /P9) (solder_mask_margin 0.0508))
    (pad 8 thru_hole circle (at -11.43 7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 21 /P8) (solder_mask_margin 0.0508))
    (pad 7 thru_hole circle (at -13.97 7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 22 /P7) (solder_mask_margin 0.0508))
    (pad 6 thru_hole circle (at -16.51 7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 VCC) (solder_mask_margin 0.0508))
    (pad 5 thru_hole circle (at -19.05 7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 23 /P5) (solder_mask_margin 0.0508))
    (pad 4 thru_hole circle (at -21.59 7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 24 /P4) (solder_mask_margin 0.0508))
    (pad 3 thru_hole circle (at -24.13 7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 25 /P3) (solder_mask_margin 0.0508))
    (pad 2 thru_hole circle (at -26.67 7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 26 /P2) (solder_mask_margin 0.0508))
    (pad 1 thru_hole circle (at -29.21 7.62) (size 1.55 1.55) (drill 0.8) (layers *.Cu *.Mask)
      (net 2 GND) (solder_mask_margin 0.0508))
  )
  (gr_line (start 20.0406 19.9644) (end 46.7106 19.9644) (layer Edge.Cuts) (width 0.05))
  (gr_line (start 20.0406 94.9071) (end 20.0406 19.9644) (layer Edge.Cuts) (width 0.05))
  (gr_text 1 (at 24.6634 23.6601) (layer F.SilkS))
  (gr_text 48 (at 45.466 23.4315) (layer F.SilkS))
  (gr_text SEL0 (at 36.2966 89.5731) (layer F.SilkS))
  (gr_text SEL1 (at 36.2966 87.0331) (layer F.SilkS))
  (gr_line (start 46.7106 19.9771) (end 46.7106 94.9071) (layer Edge.Cuts) (width 0.05))
  (gr_text "THIS ADAPTER\nFUDGES RAMEN\nAND REGEN FOR\n1.5MB RAM AT $C0" (at 36.9316 49.9491 -270) (layer B.SilkS))
  (gr_line (start 46.7106 94.9071) (end 20.0406 94.9071) (layer Edge.Cuts) (width 0.05))
  (gr_text RASC (at 36.2966 92.1131) (layer F.SilkS))
  (gr_text SEL0 (at 36.1696 89.5731) (layer B.SilkS))
  (gr_text RASC (at 36.1696 92.1131) (layer B.SilkS))
  (gr_text SEL1 (at 36.1696 87.0331) (layer B.SilkS))
  (gr_text "TO\nTRAP\nDOOR" (at 45.4406 88.0491 90) (layer F.SilkS))
  (gr_text "TO\nMID\nJP2" (at 45.4406 92.1131 90) (layer F.SilkS))
  (gr_text "JP2 wire not\nneeded for\nhalf meg chip" (at 35.1028 80.3021) (layer B.SilkS))
  (gr_text JP1&2 (at 24.1046 92.6973 90) (layer F.SilkS))
  (gr_text JP3 (at 24.1046 88.0999 90) (layer F.SilkS))
  (gr_text "TO\nTRAP\nDOOR" (at 45.6946 88.3031 -270) (layer B.SilkS))
  (gr_text "TO\nMID\nJP2" (at 45.6946 92.1131 -270) (layer B.SilkS))
  (gr_text 512K (at 32.2326 23.2791 90) (layer F.SilkS))
  (gr_text MORE (at 41.3766 23.2791 90) (layer F.SilkS))
  (gr_text CHIP (at 28.8036 94.2721) (layer F.SilkS))
  (gr_text SLOW (at 28.8036 84.7471) (layer F.SilkS))
  (gr_text JP4 (at 37.6936 23.4061) (layer F.SilkS))
  (gr_text "GARY\nADAPTER" (at 36.4236 80.5561) (layer F.SilkS))
  (gr_text "Original design: PeteAU\nAdditional logic: Mathesar\nAdditional artwork: Mq666" (at 36.5506 23.7871 -270) (layer B.SilkS))
  (gr_text 74HCT74 (at 33.7566 34.3281 270) (layer F.SilkS))
  (gr_text or (at 35.0266 33.5661 270) (layer F.SilkS))
  (zone (net 2) (net_name GND) (layer Bottom) (hatch edge 0.508)
    (priority 6)
    (connect_pads (clearance 0.3048))
    (min_thickness 0.1524)
    (fill (arc_segments 32) (thermal_gap 0.3548) (thermal_bridge_width 0.3548))
    (polygon
      (pts
        (xy 41.021 84.5185) (xy 29.2862 84.5185) (xy 29.2862 23.5077) (xy 41.021 23.5077)
      )
    )
  )
)
