(kicad_pcb (version 4) (host pcbnew 4.0.7-e2-6376~60~ubuntu17.10.1)
  (general
    (links 6)
    (no_connects 0)
    (area 142.443999 98.705184 154.750001 111.276664)
    (thickness 1.6)
    (drawings 10)
    (tracks 60)
    (zones 0)
    (modules 2)
    (nets 5)
  )
  (page A4)
  (title_block
    (title "FPC to DIP Breadboard adapter")
    (date 2018-04-24)
    (rev 0.2)
    (company "GDG Zürich")
  )
  (layers
    (0 F.Cu signal)
    (31 B.Cu signal)
    (32 B.Adhes user)
    (33 F.Adhes user)
    (34 B.Paste user)
    (35 F.Paste user)
    (36 B.SilkS user)
    (37 F.SilkS user)
    (38 B.Mask user)
    (39 F.Mask user)
    (40 Dwgs.User user)
    (41 Cmts.User user)
    (42 Eco1.User user)
    (43 Eco2.User user)
    (44 Edge.Cuts user)
    (45 Margin user)
    (46 B.CrtYd user)
    (47 F.CrtYd user)
    (48 B.Fab user)
    (49 F.Fab user)
  )
  (setup
    (last_trace_width 0.25)
    (trace_clearance 0.2)
    (zone_clearance 0.508)
    (zone_45_only no)
    (trace_min 0.2)
    (segment_width 0.2)
    (edge_width 0.1)
    (via_size 0.6)
    (via_drill 0.4)
    (via_min_size 0.4)
    (via_min_drill 0.3)
    (uvia_size 0.3)
    (uvia_drill 0.1)
    (uvias_allowed no)
    (uvia_min_size 0.2)
    (uvia_min_drill 0.1)
    (pcb_text_width 0.3)
    (pcb_text_size 1.5 1.5)
    (mod_edge_width 0.15)
    (mod_text_size 1 1)
    (mod_text_width 0.15)
    (pad_size 3.5 1)
    (pad_drill 0)
    (pad_to_mask_clearance 0)
    (aux_axis_origin 0 0)
    (visible_elements FFFFFF7F)
    (pcbplotparams
      (layerselection 0x00030_80000001)
      (usegerberextensions false)
      (excludeedgelayer true)
      (linewidth 0.100000)
      (plotframeref false)
      (viasonmask false)
      (mode 1)
      (useauxorigin false)
      (hpglpennumber 1)
      (hpglpenspeed 20)
      (hpglpendiameter 15)
      (hpglpenoverlay 2)
      (psnegative false)
      (psa4output false)
      (plotreference true)
      (plotvalue true)
      (plotinvisibletext false)
      (padsonsilk false)
      (subtractmaskfromsilk false)
      (outputformat 1)
      (mirror false)
      (drillshape 1)
      (scaleselection 1)
      (outputdirectory production/))
  )
  (net 0 "")
  (net 1 /VCC)
  (net 2 /SCL)
  (net 3 /GND)
  (net 4 /SDA)
  (net_class Default "This is the default net class."
    (clearance 0.2)
    (trace_width 0.25)
    (via_dia 0.6)
    (via_drill 0.4)
    (uvia_dia 0.3)
    (uvia_drill 0.1)
    (add_net /GND)
    (add_net /SCL)
    (add_net /SDA)
    (add_net /VCC)
  )
  (module Pin_Headers:Pin_Header_Straight_1x04_Pitch2.54mm (layer F.Cu) (tedit 5ADF720A)
    (at 153.1112 101.1936)
    (descr "Through hole straight pin header, 1x04, 2.54mm pitch, single row")
    (tags "Through hole pin header THT 1x04 2.54mm single row")
    (fp_text reference J1 (at -0.0508 -2.7178 90) (layer F.SilkS) hide)
    (fp_text value "Breadboard holes" (at 3.3 3.5 90) (layer F.Fab))
    (fp_text user %R (at 0 3.81 90) (layer F.Fab))
    (pad 1 thru_hole rect (at 0 0) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
      (net 1 /VCC))
    (pad 2 thru_hole oval (at 0.25 2.54) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
      (net 2 /SCL))
    (pad 3 thru_hole oval (at 0 5.08) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
      (net 3 /GND))
    (pad 4 thru_hole oval (at 0.25 7.62) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
      (net 4 /SDA))
    (model ${KISYS3DMOD}/Pin_Headers.3dshapes/Pin_Header_Straight_1x04_Pitch2.54mm.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )
  (module footprints:FPC_4_1mm (layer F.Cu) (tedit 5ADF74A2)
    (at 148.5011 105.0036 270)
    (fp_text reference J2 (at 0 3.0988 270) (layer F.SilkS))
    (fp_text value "4 Pin FPC (1mm pitch)" (at -0.2036 7.6011 270) (layer F.Fab))
    (pad 1 smd rect (at -1.5 -0.2 270) (size 0.25 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /VCC))
    (pad 2 smd rect (at -0.5 -0.2 270) (size 0.25 2) (layers F.Cu F.Paste F.Mask)
      (net 2 /SCL))
    (pad 3 smd rect (at 0.5 -0.2 270) (size 0.25 2) (layers F.Cu F.Paste F.Mask)
      (net 3 /GND))
    (pad 4 smd rect (at 1.5 -0.2 270) (size 0.25 2) (layers F.Cu F.Paste F.Mask)
      (net 4 /SDA))
    (pad 0 smd rect (at -4.25 3 270) (size 3.5 1) (layers F.Cu F.Paste F.Mask)
      (net 3 /GND))
    (pad 0 smd rect (at 4.25 3 270) (size 3.5 1) (layers F.Cu F.Paste F.Mask)
      (net 3 /GND))
  )
  (gr_text SDA (at 150.7998 109.6518 90) (layer F.SilkS))
  (gr_text GND (at 150.8252 106.553 90) (layer F.SilkS))
  (gr_text SCL (at 150.8252 103.505 90) (layer F.SilkS))
  (gr_text VCC (at 150.8506 100.3808 90) (layer F.SilkS))
  (gr_text www.rac.su (at 150.2 105.1 90) (layer B.SilkS))
  (gr_text "FPC Adapter\nSensirion\nRev. 0.2" (at 145.9 105.1 90) (layer B.SilkS))
  (gr_line (start 142.5 111.226639) (end 142.5 98.755185) (angle 90) (layer Edge.Cuts) (width 0.1))
  (gr_line (start 155.016225 111.2266) (end 142.494 111.2266) (angle 90) (layer Edge.Cuts) (width 0.1))
  (gr_line (start 155.0162 98.755195) (end 155.0162 111.226663) (angle 90) (layer Edge.Cuts) (width 0.1))
  (gr_line (start 142.494 98.7552) (end 155.016225 98.7552) (angle 90) (layer Edge.Cuts) (width 0.1))
  (zone (net 3) (net_name /GND) (layer F.Cu) (hatch edge 0.508)
    (connect_pads (clearance 0.508))
    (min_thickness 0.254)
    (fill yes (arc_segments 16) (thermal_gap 0.508) (thermal_bridge_width 0.508))
    (polygon
      (pts
        (xy 142.494 98.7552) (xy 155.017256 98.7552) (xy 155.0162 111.2266) (xy 142.494 111.2266)
      )
    )
  )
  (zone (net 3) (net_name /GND) (layer B.Cu) (hatch edge 0.508)
    (connect_pads (clearance 0.508))
    (min_thickness 0.254)
    (fill yes (arc_segments 16) (thermal_gap 0.508) (thermal_bridge_width 0.508))
    (polygon
      (pts
        (xy 142.494 98.7552) (xy 155.017256 98.7552) (xy 155.0162 111.2266) (xy 142.494 111.2266)
      )
    )
  )
)
