(kicad_pcb (version 20170123) (host pcbnew no-vcs-found-4b5482e~58~ubuntu16.04.1)
  (general
    (links 0)
    (no_connects 0)
    (area 17.924999 16.924999 41.675001 36.775001)
    (thickness 1.6)
    (drawings 7)
    (tracks 0)
    (zones 0)
    (modules 1)
    (nets 2)
  )
  (page A4)
  (layers
    (0 F.Cu signal)
    (31 B.Cu signal)
    (32 B.Adhes user)
    (33 F.Adhes user)
    (34 B.Paste user)
    (35 F.Paste user)
    (36 B.SilkS user)
    (37 F.SilkS user hide)
    (38 B.Mask user)
    (39 F.Mask user)
    (40 Dwgs.User user)
    (41 Cmts.User user)
    (42 Eco1.User user)
    (43 Eco2.User user)
    (44 Edge.Cuts user)
    (45 Margin user)
    (46 B.CrtYd user)
    (47 F.CrtYd user)
    (48 B.Fab user)
    (49 F.Fab user)
  )
  (setup
    (last_trace_width 0.25)
    (trace_clearance 0.2)
    (zone_clearance 0.508)
    (zone_45_only yes)
    (trace_min 0.2)
    (segment_width 0.2)
    (edge_width 0.15)
    (via_size 0.8)
    (via_drill 0.4)
    (via_min_size 0.4)
    (via_min_drill 0.3)
    (uvia_size 0.3)
    (uvia_drill 0.1)
    (uvias_allowed no)
    (uvia_min_size 0.2)
    (uvia_min_drill 0.1)
    (pcb_text_width 0.3)
    (pcb_text_size 1.5 1.5)
    (mod_edge_width 0.15)
    (mod_text_size 1 1)
    (mod_text_width 0.15)
    (pad_size 2.2 2.2)
    (pad_drill 1.2)
    (pad_to_mask_clearance 0.2)
    (aux_axis_origin 0 0)
    (visible_elements FFFFFF7F)
    (pcbplotparams
      (layerselection 0x000e0_ffffffff)
      (usegerberextensions false)
      (excludeedgelayer true)
      (linewidth 0.100000)
      (plotframeref false)
      (viasonmask false)
      (mode 1)
      (useauxorigin false)
      (hpglpennumber 1)
      (hpglpenspeed 20)
      (hpglpendiameter 15)
      (psnegative false)
      (psa4output false)
      (plotreference false)
      (plotvalue false)
      (plotinvisibletext false)
      (padsonsilk false)
      (subtractmaskfromsilk false)
      (outputformat 1)
      (mirror false)
      (drillshape 0)
      (scaleselection 1)
      (outputdirectory ""))
  )
  (net 0 "")
  (net 1 "Net-(J1-Pad1)")
  (net_class Default "This is the default net class."
    (clearance 0.2)
    (trace_width 0.25)
    (via_dia 0.8)
    (via_drill 0.4)
    (uvia_dia 0.3)
    (uvia_drill 0.1)
    (add_net "Net-(J1-Pad1)")
  )
  (module Wire_Pads:SolderWirePad_single_2-5mmDrill (layer F.Cu) (tedit 590B8EED)
    (at 29.8 23.75)
    (fp_text reference J1 (at 0 -5.08) (layer F.SilkS) hide)
    (fp_text value CONN_01X01 (at 1.27 5.08) (layer F.Fab) hide)
    (pad 1 thru_hole circle (at 0 0) (size 2.2 2.2) (drill 1.2) (layers *.Cu *.Mask)
      (net 1 "Net-(J1-Pad1)"))
  )
  (gr_text XM's (at 29.3 29 180) (layer F.SilkS))
  (gr_text "5.8 GHz\nRHCP" (at 29.7 28.9 180) (layer B.SilkS))
  (gr_line (start 18 36.7) (end 41.6 36.7) (angle 90) (layer Edge.Cuts) (width 0.15))
  (gr_line (start 41.6 17) (end 41.6 36.7) (angle 90) (layer Edge.Cuts) (width 0.15))
  (gr_line (start 41.6 17) (end 18 17) (angle 90) (layer Edge.Cuts) (width 0.15))
  (gr_line (start 18 36.7) (end 18 17) (angle 90) (layer Edge.Cuts) (width 0.15))
  (zone (net 0) (net_name "") (layer B.Cu) (hatch none 0.508)
    (connect_pads yes (clearance 0.508))
    (min_thickness 0.254)
    (fill yes (mode segment) (arc_segments 16) (thermal_gap 0.508) (thermal_bridge_width 0.508))
    (polygon
      (pts
        (xy 40.5954 35.6684) (xy 19 35.6784) (xy 19 18) (xy 40.5954 17.99)
      )
    )
  )
  (zone (net 1) (net_name "Net-(J1-Pad1)") (layer F.Cu) (hatch none 0.508)
    (connect_pads yes (clearance 0.508))
    (min_thickness 0.254)
    (fill yes (mode segment) (arc_segments 16) (thermal_gap 0.508) (thermal_bridge_width 0.508))
    (polygon
      (pts
        (xy 21 20) (xy 35.67 20) (xy 38.6 22.93) (xy 38.6 33.67) (xy 23.93 33.67)
        (xy 21 30.74)
      )
    )
  )
)
